Do never use different Versions of Xilinx Software for the same Project. Reference Design is only usable with the specified Vivado/SDK/PetaLinux/SDx version. Software Application for Zynq or MicroBlaze Processor Systems SREC-File *.srec Converted Software Application for MicroBlaze Processor Systems įile with description to generate Bin-Fileįlash Configuration File with Boot-Image (Zynq-FPGAs)Įxported Vivado Hardware Specification for SDK/HSI and PetaLinux Software-Application-File *.elf Software Application for Zynq or MicroBlaze Processor Systems OS-Image *.ub Image with Linux Kernel (On Petalinux optional with Devicetree and RAM-Disk) MMI-File *.mmi File with BRAM-Location to generate MCS or BIT-File with *.elf content (MicroBlaze only) MCS-File *.mcs Flash Configuration File with Boot-Image (MicroBlaze or FPGA part only) LabTools Project-File *.lpr Vivado Labtools Project File Hardware-Platform-Specification-Files *.hdf Exported Vivado Hardware Specification for SDK/HSI
![vivado sdk 2017.4 download vivado sdk 2017.4 download](https://img-blog.csdnimg.cn/20190808153604907.png)
Diverse Reports - Report files in different formats Debian SD-Image *.img Debian Image for SD-Card DebugProbes-File *.ltx Definition File for Vivado/Vivado Labtools Debugging Interface BIN-File *.bin Flash Configuration File with Boot-Image (Zynq-FPGAs) BIF-File *.bif File with description to generate Bin-File Vivado Project will be generated by TE ScriptsĪdditional Software Template for SDK/HSI and apps_list.csv with settings for HSI
![vivado sdk 2017.4 download vivado sdk 2017.4 download](https://img-blog.csdnimg.cn/80088455038f43ccbef6e66f759e2825.png)
Use simple Board Part files, if MIO connected is different to TEBF0808Ĭhange UART0 to UART1 (MIO68.69) and regenerate designĪdditional HW Requirements: Additional Hardwareįor general structure and of the reference design, see Project Delivery Design Sources Type
![vivado sdk 2017.4 download vivado sdk 2017.4 download](http://www.corecourse.cn/data/attachment/forum/202201/06/103227ucefa4x7ecq5mznl.png)
Note: Design contains also Board Part Files for TE0807+TEBF0808 configuration, this boart part files are not used for this reference design.ĭesign supports following carriers: Carrier Model TE0807-test_board-vivado_2017.2-build_05_20171114115511.zipīasic description of TE Board Part Files is available on TE Board Part Files.Ĭomplete List is available on /board_files/*_board_files.csvĭesign supports following modules: Module Model Custom Carrier (minimum PS Design with available module components only).Online version of this manual and other related documents can be found at ĭesign Example with minimum PS Setup (DDR, QSPI, UART0) only for custom boards or easier debug via SDK.